A Workflow for the Design of Mixed-signal Systems with Asynchronous Control

Vladimir Dubikhin, Danil Sokolov, Alex Yakovlev, Chris J. Myers

AMS Trends & Challenges

Key Drivers

- Internet of Things
- Mobile computing
- Automotive electronics

Trends

- Technology scaling
- Multiple power and time domains
- Analog and digital integration

Challenges

- Tighter reliability margins
- Concurrent analog and digital analysis
- Short development cycle

Based on slide from DAC2014 by ANSYS

What this means for AMS?

- Achieving better verification of analog and digital blocks
- Verifying the increasing amount of digital logic in analog designs
- Creating a higher level of abstraction for analog and mixed signal blocks
- Automating the manual custom design steps
- Adopting circuit analytics that tell why and where the circuit is failing to perform

Why Asynchronous Logic?

- Insensitive to delays
- Robust to process-voltage-temperature
- Average case performance
- Low power consumption and EMI

Why Asynchronous Logic?

- Insensitive to delays
- Robust to process-voltage-temperature
- Average case performance
- Low power consumption and EMI
- Incompatible with commercial EDA tools

Workcraft

- Modeling with signal transition graphs (STG)
- Formal verification of STG models
- Logic synthesis of asynchronous circuits



Available at http://workcraft.org/

Why Formal Verification?

- Increased robustness of the system
- Abstract modeling
- Reduced need for conventional simulation

Why Formal Verification?

- Increased robustness of the system
- Abstract modeling
- Reduced need for conventional simulation
- Limited tool support

LEMA

- Modeling with labeled Petri nets(LPN)
- Automatic model generation
- Property expression and checking
- Model extraction as SystemVerilog netlist



Available at http://async.ece.utah.edu/LEMA/



LEMA Tool Flow



Labeled Petri Nets (LPNs)

 $\langle max := T \land \dot{x} := 2 \rangle$

 $\{ open \} \blacksquare \\ \langle x := 0 \land \dot{x} := -1 \rangle$

 p_1

■ *t*₀ [1, 2]

■ *t*₁ [1, 2]

- Composed of a Petri net and labels operating on continuous variables and Boolean signals.
- Label types are:
 - Enablings
 - Delay bounds
 - Boolean assignments
 - Value assignments
 - Rate assignments

LPN Model Generation

- Build abstract models of the circuit using:
 - Simulation traces.
 - Thresholds on the design variables.
 - A property to verify.



Switched Capacitor



Simulation Trace



- Each data point is assigned a bin based upon thresholds.
- Each bin represents an operating region of the system.











- Rates are calculated for each eligible data point in each bin.
- Low pass filtering smooths edge effects and transitory pulses.
- Minimum and maximum rates are tabulated for each bin.











Final rate calculations after $C_2=27 \, pF$. $V'_{out 00}=[17, 24]$

DMV Variables

- Stable signals are handled differently to aid efficiency.
- Stability is determined by:
 - Remaining constant within an epsilon value for a specified time.
 - Total percent of the entire signal marked stable.
- Delay is calculated for each constant value.
- Min/max delay and constant values are extracted.

Generating an LPN

 $Initial \ values = \{V_{out} = -1000 \ mV, V_{in} = -1000 \ mV, fail = F\}; Initial \ rates = \{V_{in}' = 0, V_{out00}' = [17, 24]\}$



Property Language

- delay(d) wait for d time units.
- wait(b) wait until boolean expression, b, becomes true.
- waitPosedge(b) wait for a positive edge on b.
- wait(b, d) wait at most d time units for b to become true.
- assert(b, d) ensure that b remains true for d time units.
- assertUntil(b1, b2) ensure that b1 remains true until b2 is true.
- if-else statement for selections.
- always(conditionsList){statements} continue to execute statements until one of the signals in the list of variables condistionsList changes, then break out.

LEMA DEMO



 $R_1 C_1 ? R_2 C_2$



$$R_1 C_1 < R_2 C_2$$



 $R_1 C_1 < R_2 C_2$



$$R_1 C_1 < R_2 C_2$$

AMS verification workflow



Buck converter



Model generation example



Optimized specification

Concurrency reduction



Scenario elimination



Verification challenges

- Modules partitioning trade-off between model's accuracy and verification speed
- **False positives** dealing with verification false fail states due to overapporximation
- **Properties expression** models properties expressed via non-standard language