

# Advanced circuit design

Andrey Mokhov, Alex Yakovlev Danil Sokolov, Victor Khomenko Newcastle University, UK andrey.mokhov@ncl.ac.uk

# Part I:

# Asynchronous memory



#### **Conventional 6T SRAM**



#### Bit cell

Reading: precharge bit lines, assert WL, sense bit line changes

#### **Conventional 6T SRAM**



Writing: set data lines, assert WL and WE, wait for a while...

#### Problem: how long to wait?



# Problem: how long to wait?

SRAM 6T cell delays are difficult to match accurately

- When  $V_{dd}$  = 1V, SRAM read delay is  $\approx$ 50 inverters
- When  $V_{dd}$  = 190mV, SRAM read delay is  $\approx$ 158 inverters
- Read and write delays scale differently with  $V_{\rm dd}$

#### **Conventional solutions**

- Use different delay lines for different ranges of  $V_{dd}$
- Duplicate an SRAM line to act as a reference delay line
- Need voltage references, costly in area and energy

Asynchronous solution with completion detection

- Speed-independent, free from voltage references
- Developed by A. Baz et al. (PATMOS 2010, JOLPE 2011)

#### Low-level completion detection



True completion detection both for reading and writing

Too costly!

#### Back to conventional 6T SRAM



Idea 1: completion detection is possible when the bit is flipped Idea 2: read before writing to check if the bit will be flipped

#### Specification: read scenario



#### Specification: write scenario



#### Specification: composing scenarios





Write

#### Read

#### Asynchronous SRAM controller



Hand made, hence not guaranteed to be speed-independent We will design a provable correct implementation in Part II

# Tolerating variable voltage supply



## Tolerating variable voltage supply



## Trading energy for performance





Part II: Design of a speed-independent SRAM controller

Design in Workcraft

### Summary

Memory is inherently asynchronous

- Read & write completion can be reliably detected
- Conventional synchronous 'handcuffs' (matching delay lines) are clumsy and costly

Typical 'little digital' control, fully supported by Workcraft design, synthesis and verification flow

Ongoing and future work – you can contribute!

- Integrate asynchronous SRAM into a real system
- Opportunity for new memory architectures

# Part III: A glimpse of the future

21	memory_access =	= pciu → ifu	+ ma	▼ File Edit View Utility Help Too	ls	Workcraft		-	+ ×
22	cond alu Rn Rn =	= pciu → ifu	+ a]	dfs-all_elements - Dataflow Structure	⊠ <mark>vme_</mark>	stg - Signal Transiti 🛛 🛛	mayevsky_c_el2 - Digital Circuit 🛛 🛛	Property editor	X
23	cond_alu_123_Rn =	= lt <mark>? ((</mark> alu	+ F		- (E)	-DTACK-		N/A	
24	4	- lt' ? ((alu	+ F			S+		Tool controls	X
25	<pre>cond_alu_123_PC =</pre>	= lt ? ((alu	+ F			CK+ LDS+ + LDTACK- LDTACK+			
26		+ lt' <mark>? ((</mark> alu	+ F	complex ST path	DTAC			e: 🗈 🗊 🗄	
27				<b>D</b>			c4	Trace Branch D-/1 D-71	-
28	(x, x') = literal	ls "x"			ck on	the highlighted transition		DTACK+/I DSw- DTACK-	
29	<pre>(y, y') = literal</pre>	ls "y"		cpogl - Conditional Partial Ordig	xmas-test1 - xMAS	⊠ ⊠ policy-tes	st2 - Policy Net 🛛 🖄	DSr+ DSw+ LDS- D+/1 LDTACK- LDS-	
30	(z, z') = literal	ls "z"		a	Src.	1 <u>7</u>		LDS+ LDTACK- LDTACK+ LDS+/1	
31				0	Ę <b>p</b> ₀u₀		<b>-</b> -0- <b>-</b>	D+ LDTACK+/I DTACK+ D-/I Signal State	
32	processor = opcod	de [x',y',z']	? a		Frko	<sup>///</sup> ┍╜゜│		D 0 DTACK 0 DSw 1	
33	+ opcod	de [x ,y ,z']	? a					DSr ? LDS 1 LDTACK 1	
34	+ opcod	de [x ,y',z ]	? a	ь •			<b>□□</b> -0	Editor tools	X
35	+ 00000	le [x'.v	2 2	x <sub>0</sub>		511K1	•		
26	+ 00000		2 1	Output × Problems × Jav	ascript × Tasks ×			Workspace Workspace	X
50	+ 0000		: 11	INORDER = DSr DSw LDTACK D DTACK LDS c OUTORDER = [D] [DTACK] [LDS] [csc0]; [D] = DSr LDTACK csc0' + DSw (csc0 + 1	sc0; DTACK'):		_	external     cpogl.work     dfs-all elements work	
37	+ opcod	ie [x',y',z]	? (	[DTACK] = D' csc0' (DSr' + DSw) + DSw' [LDS] = csc0';	D;			mayevsky_c_el2.work * policy-test2.work	
38	+ opcod	de [x ,y ,z ]	; c	<pre>[csc0] = DSr' D' (csc0 + DSw') + LDTAC # Set/reset pins: reset(csc0)</pre>	K cscU;			vme_stg.work * xmas-test1.work	
39	+ opcod	de [x',y ,z ]	? (	moved from Untitled to External/xmas- correcting open file path	test1.work		III V		

# Friends of asynchronous design

#### Analogue world

- Power regulation
- Sensing
- Synchronisers, memory

#### Variability

- Device parameters, stochastic effects
- Data dependency of components
- Environmental uncertainty
  - Unstable voltage supply
  - Unpredictable service demand

Massive concurrency

### Applications of asynchronous design

#### **On-chip infrastructure**

- Analogue liaisons
- SoC & NoC routers
- Little digital controllers (memory, network, I/O)

#### **Internet of Things**

- Batteries not included
- Unpredictable service demand

#### **Dataflow computing**

- Massive concurrency
- Optimised for throughput

# Challenges in asynchronous design

#### **Tool integration**

- Mixing synchronous and asynchronous
- Mixing digital and analogue
- Reuse of legacy synchronous designs
- Testing
- Scaling from little digital to big digital Steep learning curve
  - Better, more user friendly tools (like Workcraft)
  - Simpler specification models and languages

# Thank you!

# Questions are welcome