


Logic Synthesis and Implementation Styles in Asynchronous Circuits Design

Victor.Khomenko@ncl.ac.uk
School of Computing Science,
Newcastle University, UK


Speed-independence assumptions

Gates/latches are atomic (so no internal hazards)



- Gate delays are positive and finite, but variable and unbounded
- Wire delays are negligible (SI)
- Alternatively, [some] wire forks are isochronic (QDI), i.e. wire delays can be added to gate delays

SI decomposition




Gates & latches

- Good citizens: unate gates/latches, e.g. BUFFER, AND, OR, NAND, NOR, AND-OR, OR-AND, Celement, SR-latch, RS-latch
 - Output inverters ('bubbles') can be used liberally, e.g. NAND, NOR, as the invertor's delay can be added to the gate's delay
 - Input inverters are suspect as they introduce delays, but in practice are ok if the wire between the inverter and the gate is short
- Suspects: binate gates, e.g. XOR, NXOR, MUX, Dlatch – may have internal hazards, but may still be useful

Logic synthesis

- Encoding (CSC) conflicts must be resolved first
- Several kinds of implementation can then be derived automatically:
 - complex-gate (CG)
 - generalised C-element (gC)
 - standard-C implementation (stdC)
- Can mix implementation styles on per-signal basis
- Logic decomposition may still be required if the gates are too complex

Example: complex-gate synthesis




Code	Nxt _c
0100	1
0000	0
1000	0
0110	1
0010	0
1100	0
1110	1
1111	1
1101	1
else	_
Eqn	$(\overline{a}+c)b+d$


$$Nxt_z(s) = Code_z(s) \oplus Out_z(s)$$

The size of this Boolean

expression is not limited!

Support, triggers and context






Signals that are the inputs of the gate producing a signal form its **support**, e.g. the support of c is {a,b,c,d}. Supports are not unique in general.

Signals whose occurrence can immediately enable a signal are called its **triggers**, e.g. the triggers of c are {b,d}. Triggers are unique, and are always in the support.

Signals in the support which are not triggers are called the **context**, e.g. the context of **c** is {a,c}. Context is not unique in general.

support = triggers + context


Example: gC implementation




Code	Setc	Reset
0100	1	0
0000	0	_
1000	0	_
0110	_	0
0010	0	1
1100	0	_
1110	_	0
1111	_	0
1101	1	0
else	_	-
Eqn	āb+d	b

$$Set_{z}(s) = \begin{cases} 1 & \text{if } Out_{z+}(s) = 1 \\ 0 & \text{if } Nxt_{z}(s) = 0 \end{cases} Reset_{z}(s) = \begin{cases} 1 & \text{if } Out_{z-}(s) = 1 \\ 0 & \text{if } Nxt_{z}(s) = 1 \\ - & \text{otherwise} \end{cases}$$

Implemented as pull-up and pull-down networks of transistors and a 'keeper'; assumed to be **atomic**



Example: stdC implementation



Logic Decomposition

- Often complex-gates are too complex to be mapped to a gate library, and so logic decomposition is required
- Cannot naïvely break up complex-gates this is likely to introduce hazards (at least, timing assumptions are required)
- Decomposition is one of the most difficult tasks no guarantee that automatic decomposition will succeed
- Online tutorial on logic decomposition and technology mapping:

https://workcraft.org/tutorial/synthesis/technology_mapping/start




CSC Conflict Resolution


Victor.Khomenko@ncl.ac.uk


Online tutorial available from workcraft.org

Example: VME Bus Controller




Example: CSC conflict






Idea: Insert csc+ into the core and csc- outside the core to break the balance


Note: Cannot delay inputs!






Core map

- Cores often overlap
- High-density areas are good candidates for signal insertion
- Analogy with topographic maps



Example: core map



Concurrency reduction


Introduces a new arc in the STG: $a \rightarrow b$


Note: Must not delay inputs, i.e. b cannot be an input!

Note: Changes the behaviour, impacts the environment!


Heuristic: Try not to introduce new triggers of b, e.g. if there is an arc $a+ \rightarrow b+$ then $a- \rightarrow b-$ is preferred

Used for resolving CSC conflicts and circuit simplification 'Drag' some events into the core to break the balance:







May be problematic!



Relative timing assumptions

- "This event will happen faster than that one"
- Break speed-independence, require care & tool support
- Similar to concurrency reductions, but the introduced arcs are special, in particular they don't trigger signals
- Can "delay" inputs





Comparison of the methods

- Signal insertions paracetamol
 - © behaviour is preserved
 - 8 inserted signals have to be implemented
- Concurrency reductions antibiotic
 - © no new signals
 - © reduced state graph and so more don't-cares in minimisation tables
 - ⊗ change the behaviour: need to be careful if input → output (even indirectly) this puts a new assumption on the environment!
 - \otimes can introduce deadlocks: Circuit: $a \rightarrow b$ & Environment: $b \rightarrow a$
- Timing assumptions surgery
 - © no new signals
 - © reduced state graph and so more don't-cares in minimisation tables
 - B break speed-independence
 - require deep understanding of theory and the circuit's behaviour
 - 8 introduce layout constraints, and need care & tool support
 - ⊗ fragile due to variability (manufacturing, temperature, voltage, etc.)

